POWER2 floating-point unit: architecture and implementation

Authors:
T. N. Hicks;R. E. Fry;P. E. Harvey
Affiliations:
-;-;-
Venue:
IBM Journal of Research and Development
Year:
1994

Citing 4
Cited 4

Dynamic Instruction Scheduling and the Astronautics ZS-1

Computer
Machine organization of the IBM RISC System/6000 processor

IBM Journal of Research and Development
The SuperSPARC microprocessor

COMPCON '92 Proceedings of the thirty-seventh international conference on COMPCON
POWER2: next generation of the RISC System/6000 family

IBM Journal of Research and Development

POWER2: next generation of the RISC System/6000 family

IBM Journal of Research and Development
POWER2 fixed-point, data cache, and storage control units

IBM Journal of Research and Development
The POWER2 performance monitor

IBM Journal of Research and Development
Exploiting functional parallelism of POWER2 to design high-performance numerical algorithms

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract