High level reduction technique for multiway decision graphs based model checking

Authors:
Ghiath Al Sammane;Sa'ed Abed;Otmane Ait Mohamed
Affiliations:
Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec, Canada;Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec, Canada;Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec, Canada
Venue:
VECoS'07 Proceedings of the First international conference on Verification and Evaluation of Computer and Communication Systems
Year:
2007

Citing 10
Cited 2

Graph-Based Algorithms for Boolean Function Manipulation

IEEE Transactions on Computers
Programming in Prolog (3rd ed.)

Programming in Prolog (3rd ed.)
Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints

POPL '77 Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
A hybrid verification approach: getting deep into the design

Proceedings of the 39th annual Design Automation Conference
Multiway Decision Graphs for Automated Hardware Verification

Formal Methods in System Design
Formal Verification of the Island Tunnel Controller Using Multiway Decision Graphs

FMCAD '96 Proceedings of the First International Conference on Formal Methods in Computer-Aided Design
Verification of Infinite State Systems by Compositional Model Checking

CHARME '99 Proceedings of the 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Symbolic Trajectory Evaluation

Formal Hardware Verification - Methods and Systems in Comparison
On the non-termination of MDG-based abstract state enumeration

Theoretical Computer Science
The Mathematica Book

The Mathematica Book

Static slicing-based pre-reduction technique for MDG model-checker

IIT'09 Proceedings of the 6th international conference on Innovations in information technology
Multiway decision graphs reduction approach based on the HOL theorem prover

VECoS'08 Proceedings of the Second international conference on Verification and Evaluation of Computer and Communication Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multiway Decision Graphs (MDGs) represent and manipulate a subset of first-order logic formulae suitable for model checking of large data path circuits. Due to the presence of abstract variables, existing reduction algorithms that is defined on symbolic model checking with BDD cannot be used with MDG. In this paper we propose a technique to construct a reduced MDG model for circuits described at algorithmic level in VHDL. The simplified model can be obtained using a high level symbolic simulator called TheoSim, and by running an appropriate symbolic simulation patterns. Then, the actual proof of a temporal MDG formula will be generated. We support our reduction technique by experimental results executed on benchmark properties.