Age-based PCM wear leveling with nearly zero search cost

Authors:
Chi-Hao Chen;Pi-Cheng Hsiu;Tei-Wei Kuo;Chia-Lin Yang;Cheng-Yuan Michael Wang
Affiliations:
National Taiwan University, Taipei, Taiwan;Research Center for Information Technology Innovation, Academia Sinica, Taipei, Taiwan, and Institute of Information Science, Academia Sinica, Taipei, Taiwan;National Taiwan University, Taipei, Taiwan, Research Center for Information Technology Innovation, Academia Sinica, Taipei, Taiwan, and Institute of Information Science, Academia Sinica, Taipei, T ...;National Taiwan University, Taipei, Taiwan;Macronix Int'l Co., Ltd., Hsinchu, Taiwan
Venue:
Proceedings of the 49th Annual Design Automation Conference
Year:
2012

Citing 17
Cited 1

An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems

RTAS '02 Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02)
Algorithms and data structures for flash memories

ACM Computing Surveys (CSUR)
Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design

Proceedings of the 44th annual Design Automation Conference
Architecting phase change memory as a scalable dram alternative

Proceedings of the 36th annual international symposium on Computer architecture
A durable and energy efficient main memory using phase change memory technology

Proceedings of the 36th annual international symposium on Computer architecture
Scalable high performance main memory system using phase-change memory technology

Proceedings of the 36th annual international symposium on Computer architecture
Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures

PACT '09 Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques
Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Use ECP, not ECC, for hard failures in resistive memories

Proceedings of the 37th annual international symposium on Computer architecture
Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping

Proceedings of the 37th annual international symposium on Computer architecture
Using PCM in Next-generation Embedded Space Applications

RTAS '10 Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium
Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation

Proceedings of the 47th Design Automation Conference
Increasing PCM main memory lifetime

Proceedings of the Conference on Design, Automation and Test in Europe
FREE-p: Protecting non-volatile memory against both hard and soft errors

HPCA '11 Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture
Practical and secure PCM systems by online detection of malicious write streams

HPCA '11 Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture
LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory

DSN '11 Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems&Networks

Hybrid nonvolatile disk cache for energy-efficient and high-performance systems

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on adaptive power management for energy and temperature-aware computing systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Improving the endurance of PCM is a fundamental issue when the technology is considered as an alternative to main memory usage. In the design of memory-based wear leveling approaches, a major challenge is how to efficiently determine the appropriate memory pages for allocation or swapping. In this paper, we present an efficient wear-leveling design that is compatible with existing virtual memory management. Two implementations, namely, bucket-based and array-based wear leveling, with nearly zero search cost are proposed to tradeoff time and space complexity. The results of experiments conducted based on popular benchmarks to evaluate the efficacy of the proposed design are very encouraging.