A half-micron CMOS logic generation

Authors:
C. W. Koburger, III;W. F. Clark;J. W. Adkisson;E. Adler;P. E. Bakeman;A. S. Bergendahl;A. B. Botula;W. Chang;B. Davari;J. H. Givens
Affiliations:
-;-;-;-;-;-;-;-;-;-
Venue:
IBM Journal of Research and Development - Special issue: IBM CMOS technology
Year:
1995

VLSI on-chip interconnection performance simulations and measurements

IBM Journal of Research and Development
Technology-migratable ASIC library design

IBM Journal of Research and Development
Circuit placement chip optimization, and wire routing for IBM IC technology

IBM Journal of Research and Development
Noise in deep submicron digital design

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
250–600 Mhz 12b digital filters in 0.8–0.25&mgr;m bulk and SOI CMOS technologies

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Circuit Placement, Chip Optimization, and Wire Routing for IBMIC Technology

Journal of VLSI Signal Processing Systems - Special issue on high performance clock distribution networks
Circuit design techniques for the high-performance CMOS IBM S/390 parallel enterprise server G4 microprocessor

IBM Journal of Research and Development - Special issue: IBM S/390 G3 and G4
Standard-cell-based design methodology for high-performance support chips

IBM Journal of Research and Development - Special issue: IBM S/390 G3 and G4
Three-dimensional silicon integration

IBM Journal of Research and Development
Picosecond imaging circuit analysis

IBM Journal of Research and Development

Hi-index	0.00