Guaranteed passive balancing transformations for model order reduction

Authors:
J. R. Phillips;L. Daniel;L. M. Silveira
Affiliations:
Cadence Berkeley Labs., Cadence Design Syst., San Jose, CA, USA;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 41

Poor Man's TBR: A Simple Model Reduction Scheme

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Passivity-preserving model reduction via a computationally efficient project-and-balance scheme

Proceedings of the 41st annual Design Automation Conference
A linear fractional transform (LFT) based model for interconnect parametric uncertainty

Proceedings of the 41st annual Design Automation Conference
Fast balanced stochastic truncation via a quadratic extension of the alternating direction implicit iteration

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Multi-shift quadratic alternating direction implicit iteration for high-speed positive-real balanced truncation

Proceedings of the 43rd annual Design Automation Conference
A fast passivity test for descriptor systems via structure-preserving transformations of Skew-Hamiltonian/Hamiltonian matrix pencils

Proceedings of the 43rd annual Design Automation Conference
Design and verification of high-speed VLSI physical design

Journal of Computer Science and Technology
Fast positive-real balanced truncation of symmetric systems using cross Riccati equations

Proceedings of the conference on Design, automation and test in Europe
SBPOR: second-order balanced truncation for passive order reduction of RLC circuits

Proceedings of the 44th annual Design Automation Conference
An efficient terminal and model order reduction algorithm

Integration, the VLSI Journal
Hierarchical Krylov subspace reduced order modeling of large RLC circuits

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
DeMOR: decentralized model order reduction of linear networks with massive ports

Proceedings of the 45th annual Design Automation Conference
Linear time-varying systems: theory and identification of model parameters

ACACOS'08 Proceedings of the 7th WSEAS International Conference on Applied Computer and Applied Computational Science
Linear time-varying systems: theory and identification of model parameters

WSEAS TRANSACTIONS on SYSTEMS
Hierarchical Krylov subspace based reduction of large interconnects

Integration, the VLSI Journal
Behavioral model generation of analog circuits

ELECTROSCIENCE'07 Proceedings of the 5th conference on Applied electromagnetics, wireless and optical communications
Guaranteed stable projection-based model reduction for indefinite and unstable linear systems

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Sparse implicit projection (SIP) for reduction of general many-terminal networks

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Sparse and Passive Reduced-Order Interconnect Modeling by Eigenspace Method

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Fast variational interconnect delay and slew computation using quadratic models

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Projection method for order reduction of analog circuits

ICC'08 Proceedings of the 12th WSEAS international conference on Circuits
ARMS - automatic residue-minimization based sampling for multi-point modeling techniques

Proceedings of the 46th Annual Design Automation Conference
An efficient passivity test for descriptor systems via canonical projector techniques

Proceedings of the 46th Annual Design Automation Conference
GHM: a generalized Hamiltonian method for passivity test of impedance/admittance descriptor systems

Proceedings of the 2009 International Conference on Computer-Aided Design
Complexity reduction for the design of interacting controllers

HSCC'07 Proceedings of the 10th international conference on Hybrid systems: computation and control
SPARE: a scalable algorithm for passive, structure preserving, parameter-aware model order reduction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
An efficient projector-based passivity test for descriptor systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
PABTEC: passivity-preserving balanced truncation for electrical circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Passive rational interpolation-based reduction via Carathéodory extension for general systems

IEEE Transactions on Circuits and Systems II: Express Briefs
Efficient model reduction of interconnects via double gramians approximation

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Wideband reduced modeling of interconnect circuits by adaptive complex-valued sampling method

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
A moment-matching scheme for the passivity-preserving model order reduction of indefinite descriptor systems with possible polynomial parts

Proceedings of the 16th Asia and South Pacific Design Automation Conference
A Framework for Reduced Order Modeling with Mixed Moment Matching and Peak Error Objectives

SIAM Journal on Scientific Computing
State space multiple leaves for linear time -varying systems and attempting sliding mode controllers: learning from experiment and theory

ICS'06 Proceedings of the 10th WSEAS international conference on Systems
Compact Modeling of Interconnect Circuits over Wide Frequency Band by Adaptive Complex-Valued Sampling Method

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Model order reduction of fully parameterized systems by recursive least square optimization

Proceedings of the International Conference on Computer-Aided Design
Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions

Proceedings of the 49th Annual Design Automation Conference
Model order reduction of coupled circuit-device systems

International Journal of Numerical Modelling: Electronic Networks, Devices and Fields
Decentralized and passive model order reduction of linear networks with massive ports

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Survey and Evaluation of Automated Model Generation Techniques for High Level Modeling and High Level Fault Modeling

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.03

Visualization

Abstract

The major concerns in state-of-the-art model reduction algorithms are: achieving accurate models of sufficiently small size, numerically stable and efficient generation of the models, and preservation of system properties such as passivity. Algorithms, such as PRIMA, generate guaranteed-passive models for systems with special internal structure, using numerically stable and efficient Krylov-subspace iterations. Truncated balanced realization (TBR) algorithms, as used to date in the design automation community, can achieve smaller models with better error control, but do not necessarily preserve passivity. In this paper, we show how to construct TBR-like methods that generate guaranteed passive reduced models and in addition are applicable to state-space systems with arbitrary internal structure.