A unified approach for fault tolerance and dynamic power management in fixed-priority real-time embedded systems

Authors:
Ying Zhang;K. Chakrabarty
Affiliations:
Guidant Corp., St. Paul, MN, USA;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 14

Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exact Fault-Sensitive Feasibility Analysis of Real-Time Tasks

IEEE Transactions on Computers
Scheduling of fault-tolerant embedded systems with soft and hard timing constraints

Proceedings of the conference on Design, automation and test in Europe
Synthesis of fault-tolerant embedded systems

Proceedings of the conference on Design, automation and test in Europe
An Adaptive DVS Checkpointing Scheme for Fixed-Priority Tasks with Reliability Constraints in Dependable Real-Time Embedded Systems

ICESS '07 Proceedings of the 3rd international conference on Embedded Software and Systems
Neural Processor as a Dynamic Power Manager for Digital Systems

MICAI '08 Proceedings of the 7th Mexican International Conference on Artificial Intelligence: Advances in Artificial Intelligence
A standby-sparing technique with low energy-overhead for fault-tolerant hard real-time systems

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Design optimization of time-and cost-constrained fault-tolerant embedded systems with checkpointing and replication

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design of a hard real-time multi-core testbed for energy measurement

Microelectronics Journal
Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A self-checking hardware journal for a fault-tolerant processor architecture

International Journal of Reconfigurable Computing - Special issue on selected papers from the international workshop on reconfigurable communication-centric systems on chips (ReCoSoC' 2010)
Quasi-static fault-tolerant scheduling schemes for energy-efficient hard real-time systems

Journal of Systems and Software
Scheduling and Optimization of Fault-Tolerant Embedded Systems with Transparency/Performance Trade-Offs

ACM Transactions on Embedded Computing Systems (TECS)
DFTS: A dynamic fault-tolerant scheduling for real-time tasks in multicore processors

Microprocessors & Microsystems

Quantified Score

Hi-index	0.04

Visualization

Abstract

This paper investigates an integrated approach for achieving fault tolerance and energy savings in real-time embedded systems. Fault tolerance is achieved via checkpointing, and energy is saved using dynamic voltage scaling (DVS). The authors present a feasibility analysis for checkpointing schemes for a constant processor speed as well as for variable processor speeds. DVS is then carried out on the basis of the feasibility analysis. The authors incorporate important practical issues such as faults during checkpointing, rollback recovery time, memory access time, and energy needed for checkpointing, as well as DVS and context switching overhead. Numerical results based on real-life checkpointing data and processor data sheets show that compared to fault-oblivious methods, the proposed approach significantly reduces power consumption and guarantees timely task completion in the presence of faults.