Quasi-static fault-tolerant scheduling schemes for energy-efficient hard real-time systems

  • Authors:
  • Tongquan Wei;Piyush Mishra;Kaijie Wu;Junlong Zhou

  • Affiliations:
  • CS Department of East China Normal University, Shanghai 200241, China;GE Global Research, Niskayuna, NY 12309, USA;ECE Department of University of Illinois, Chicago, IL 60607, USA;CS Department of East China Normal University, Shanghai 200241, China

  • Venue:
  • Journal of Systems and Software
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper investigates fault tolerance and dynamic voltage scaling (DVS) in hard real-time systems. The authors present quasi-static task scheduling algorithms that consist of offline components and online components. The offline components are designed the way they enable the online components to achieve energy savings by using the dynamic slack due to variations in task execution times and uncertainties in fault occurrences. The proposed schemes utilize a fault model that considers the effects of voltage scaling on transient fault rate. Simulation results based on real-life task sets and processor data sheets show that the proposed scheduling schemes achieve energy savings of up to 50% over the state-of-art low-energy offline scheduling techniques and incur negligible runtime overheads. A hard real-time real-life test bed has been developed allowing the validation of the proposed algorithms.