A Novel Delay Fault Testing Methodology Using Low-Overhead Built-In Delay Sensor

Authors:
Swaroop Ghosh;Swarup Bhunia;Arijit Raychowdhury;Kaushik Roy
Affiliations:
Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN;-;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 8

An alternate design paradigm for low-power, low-cost, testable hybrid systems using scaled LTPS TFTs

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Automated design of self-adjusting pipelines

Proceedings of the 45th annual Design Automation Conference
Path-RO: a novel on-chip critical path delay measurement under process variations

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Scheduled voltage scaling for increasing lifetime in the presence of NBTI

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
MicroFix: exploiting path-grained timing adaptability for improving power-performance efficiency

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Tester Memory Requirements and Test Application Time Reduction for Delay Faults with Digital Captureless Test Sensors

Journal of Electronic Testing: Theory and Applications
Design and analysis of a delay sensor applicable to process/environmental variations and aging measurements

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A high-precision on-chip path delay measurement architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.03

Visualization

Abstract

A novel integrated approach for delay-fault testing in external (automatic-test-equipment-based) and test-per-scan built-in self-test (BIST) using on-die delay sensing and test point insertion is proposed. A robust, low-overhead, and process-tolerant on-chip delay-sensing circuit is designed for this purpose. An algorithm is also developed to judiciously insert delay-sensor circuits at the internal nodes of logic blocks for improving delay-fault coverage with little or no impact on the critical-path delay. The proposed delay-fault testing approach is verified for transition- and segment-delay-fault models. Experimental results for external testing (BIST) show up to 31% (30%) improvement in fault coverage and up to 67.5% (85.5%) reduction in test length for transition faults. An increase in the number of robustly detectable critical-path segments of up to 54% and a reduction in test length for the segment-delay-fault model of up to 76% were also observed. The delay and area overhead due to insertion of the delay-sensing hardware have been limited to 2% and 4%, respectively