Synthesis of optimized hardware transactors from abstract communication specifications

Authors:
Dongwook Lee;Hyungman Park;Andreas Gerstlauer
Affiliations:
University of Texas at Austin, Austin, USA;University of Texas at Austin, Austin, Texas, USA;University of Texas at Austin, Austin, Texas, USA
Venue:
Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2012

Citing 13
Cited 0

System Design with SystemC

System Design with SystemC
Transaction level modeling: an overview

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Automatic generation of transaction level models for rapid design space exploration

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Interface synthesis for heterogeneous multi-core systems from transaction level models

Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology

RSP '08 Proceedings of the 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping
COSI: A Framework for the Design of Interconnection Networks

IEEE Design & Test
Flexible and abstract communication and interconnect modeling for MPSoC

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
CAPPS: a framework for power-performance tradeoffs in bus-matrix-based on-chip communication architecture synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware design methodology to synthesize communication interfaces from TLM to RTL

AQTR '10 Proceedings of the 2010 IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR) - Volume 02
Automatic TLM Generation for Early Validation of Multicore Systems

IEEE Design & Test
System-level design: orthogonalization of concerns and platform-based design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Automatic Layer-Based Generation of System-On-Chip Bus Communication Models

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Increasing system complexity and heterogeneity make system integration and communication synthesis a growing concern. Even with transaction-level modeling and high-level synthesis of hardware, communication interfaces still have to be manually designed at a low protocol level.To address this challenge, we present a design flow for automatic synthesis of hardware transactors, which realize abstractly specified communication semantics on top of protocol-level transactions. Transactor synthesis is tightly coupled with high-level synthesis of computation for integrated computation/communication co-design of complete hardware processors, thus establishing a seamless path from abstract system specifications down to hardware implementations in synthesizable RTL. The flow supports a generic set of communication semantics and target implementations, where transactors are custom-generated for a specific application and architecture combination. Furthermore, we develop protocol stack optimizations that reduce the area and performance overhead of synthesized communication interfaces. We have applied our synthesis flow to several industrial-strength examples under various communication settings. Results show that synthesized interfaces are comparable to manual designs in terms of area and latency, where protocol stack optimizations can reduce area and latency overhead by up to 77% and 21%, respectively.