Power-aware fat-tree networks using on/off links

Authors:
Marina Alonso;Salvador Coll;Vicente Santonja;Juan-Miguel Martínez;Pedro López;José Duato
Affiliations:
Dept. of Computer Engineering, Universidad Politécnica de Valencia, Valencia, Spain;Dept. of Electronic Engineering, niversidad Politécnica de Valencia, Valencia, Spain;Dept. of Computer Engineering, Universidad Politécnica de Valencia, Valencia, Spain;Dept. of Computer Engineering, Universidad Politécnica de Valencia, Valencia, Spain;Dept. of Computer Engineering, Universidad Politécnica de Valencia, Valencia, Spain;Dept. of Computer Engineering, Universidad Politécnica de Valencia, Valencia, Spain
Venue:
HPCC'07 Proceedings of the Third international conference on High Performance Computing and Communications
Year:
2007

Citing 9
Cited 1

A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks

IEEE Transactions on Parallel and Distributed Systems
Interconnection Networks: An Engineering Approach

Interconnection Networks: An Engineering Approach
Communication Characteristics of Large-Scale Scientific Applications for Contemporary Cluster Architectures

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Energy optimization techniques in cluster interconnects

Proceedings of the 2003 international symposium on Low power electronics and design
Design-Space Exploration of Power-Aware On/Off Interconnection Networks

ICCD '04 Proceedings of the IEEE International Conference on Computer Design
Analyzing Ultra-Scale Application Communication Requirements for a Reconfigurable Hybrid Interconnect

SC '05 Proceedings of the 2005 ACM/IEEE conference on Supercomputing
Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction

IEEE Computer Architecture Letters
Dynamic power saving in fat-tree interconnection networks using on/off links

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing

Power saving in regular interconnection networks

Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Nowadays, power consumption reduction techniques are being increasingly used in computer systems, and high-performance computing systems are not an exception. In particular, the power consumed by the interconnect circuitry has a non-negligible contribution to the total system budget. In this scenario, fat-tree interconnection networks are one of the most popular topologies. This topology is particularly well-suited for applying power consumption reduction techniques since it provides multiple alternative paths for each source/destination pair. In this paper, we present a mechanism that dynamically adjusts the available network bandwidth by switching links on and off, according to the traffic requirements. This mechanism provides significant reduction in power consumption while maintaining the original underlying routing algorithm, at the expense of slight latency increase for low loads.