The pixel machine: a parallel image computer
SIGGRAPH '89 Proceedings of the 16th annual conference on Computer graphics and interactive techniques
Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories
SIGGRAPH '89 Proceedings of the 16th annual conference on Computer graphics and interactive techniques
A characterization of ten rasterization techniques
SIGGRAPH '89 Proceedings of the 16th annual conference on Computer graphics and interactive techniques
The triangle processor and normal vector shader: a VLSI system for high performance graphics
SIGGRAPH '88 Proceedings of the 15th annual conference on Computer graphics and interactive techniques
High-performance polygon rendering
SIGGRAPH '88 Proceedings of the 15th annual conference on Computer graphics and interactive techniques
The Silicon Graphics 4D/240GTX Superworkstation
IEEE Computer Graphics and Applications
A Distributed Frame Buffer within a Window-Oriented High Performance Graphics System
Advances in Computer Graphics Hardware IV (Eurographics'89 Workshop)
The Geometry Engine: A VLSI Geometry System for Graphics
SIGGRAPH '82 Proceedings of the 9th annual conference on Computer graphics and interactive techniques
Memory Design for Raster Graphics Displays
IEEE Computer Graphics and Applications
| Hi-index | 0.00 |
Interactive 3D graphics applications require significant arithmetic processing to meet the ever-inreasing desire for higher image complexity and higher resolution in displayed images. This paper describes a graphics processor architecture with a high degree of parallelism connected to a distributed frame buffer. The architecture can be configured with an arbitrary number of identical, high level programmable processors operating in parallel. Within the architecture an automatic load balancing mechanism is presented which distributes the processing load between geometry and rendering section. After the unique features of the architecture are described the load balancing mechanism is analyzed and the increase of performance is demonstrated.