A lifetime aware buffer assignment method for streaming applications on DRAM/PRAM hybrid memory

Authors:
Daeyoung Lee;Hyunok Oh
Affiliations:
Hanyang University;Hanyang University
Venue:
ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
Year:
2013

Citing 17
Cited 1

Memory efficient software synthesis with mixed coding style from dataflow graphs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on the 11th international symposium on system-level synthesis and design (ISSS'98)
Synthesis of Embedded Software from Synchronous Dataflow Specifications

Journal of VLSI Signal Processing Systems
Fractional Rate Dataflow Model for Efficient Code Synthesis

Journal of VLSI Signal Processing Systems
Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Using data replication to reduce communication energy on chip multiprocessors

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Beyond single-appearance schedules: Efficient DSP software synthesis using nested procedure calls

ACM Transactions on Embedded Computing Systems (TECS) - SPECIAL ISSUE SCOPES 2005
On efficient wear leveling for large-scale flash-memory storage systems

Proceedings of the 2007 ACM symposium on Applied computing
Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design

Proceedings of the 44th annual Design Automation Conference
A low-power phase change memory based hybrid cache architecture

Proceedings of the 18th ACM Great Lakes symposium on VLSI
Application specific non-volatile primary memory for embedded systems

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Scalable high performance main memory system using phase-change memory technology

Proceedings of the 36th annual international symposium on Computer architecture
PDRAM: a hybrid PRAM and DRAM main memory system

Proceedings of the 46th Annual Design Automation Conference
Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation

Proceedings of the 47th Design Automation Conference
Potassco: The Potsdam Answer Set Solving Collection

AI Communications - Answer Set Programming
Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming

Proceedings of the 48th Design Automation Conference
Emerging non-volatile memories: opportunities and challenges

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

ASP-based optimized mapping in a simulink-to-MPSoC design flow

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This article proposes a lifetime aware buffer assignment method for streaming applications like multimedia specified in a synchronous dataflow (SDF) graph on a DRAM/PRAM hybrid memory in which the endurance of PRAM is limited. We determine whether buffers are assigned to DRAM or PRAM to minimize the writing frequency of PRAM. To solve the problems, we formulate them using Answer Set Programming. Experimental results show that the proposed approach increases the PRAM lifetime by 63% compared with no optimization, and shows the tradeoff between PRAM and DRAM size to guarantee a lifetime constraint.