Bounded scheduling of process networks
Bounded scheduling of process networks
System Design with SystemC
Extending and implementing the stable model semantics
Artificial Intelligence
Carry-Save Montgomery Modular Exponentiation on Reconfigurable Hardware
Proceedings of the conference on Design, automation and test in Europe - Volume 3
Buffer memory optimization for video codec application modeled in Simulink
Proceedings of the 43rd annual Design Automation Conference
UML-based multiprocessor SoC design framework
ACM Transactions on Embedded Computing Systems (TECS)
PeaCE: A hardware-software codesign environment for multimedia embedded systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
ISVLSI '07 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Mapping Applications to Tiled Multiprocessor Embedded Systems
ACSD '07 Proceedings of the Seventh International Conference on Application of Concurrency to System Design
A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs
CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Daedalus: toward composable multimedia MP-SoC design
Proceedings of the 45th annual Design Automation Conference
ACM Transactions on Design Automation of Electronic Systems (TODAES)
System-on-chip environment: a SpecC-based framework for heterogeneous MPSoC design
EURASIP Journal on Embedded Systems - C-Based Design of Heterogeneous Embedded Systems
Integration, the VLSI Journal
Automated architecture synthesis for parallel programs on FPGA multiprocessor systems
Microprocessors & Microsystems
Application of ASP for Automatic Synthesis of Flexible Multiprocessor Systems from Parallel Programs
LPNMR '09 Proceedings of the 10th International Conference on Logic Programming and Nonmonotonic Reasoning
SysCOLA: a framework for co-development of automotive software and system platform
Proceedings of the 46th Annual Design Automation Conference
Electronic system-level synthesis methodologies
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
International Journal of Reconfigurable Computing - Special issue on selected papers from ReConFig 2008
Clasp: a conflict-driven answer set solver
LPNMR'07 Proceedings of the 9th international conference on Logic programming and nonmonotonic reasoning
GrinGo: a new grounder for answer set programming
LPNMR'07 Proceedings of the 9th international conference on Logic programming and nonmonotonic reasoning
Journal of Systems Architecture: the EUROMICRO Journal
A new speculative addition architecture suitable for two's complement operations
Proceedings of the Conference on Design, Automation and Test in Europe
Early Prediction of Hardware Complexity in HLL-to-HDL Translation
FPL '10 Proceedings of the 2010 International Conference on Field Programmable Logic and Applications
Revisiting Application-Dependent Test for FPGA Devices
ETS '11 Proceedings of the 2011 Sixteenth IEEE European Test Symposium
Multiprocessor System-on-Chip (MPSoC) Technology
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A lifetime aware buffer assignment method for streaming applications on DRAM/PRAM hybrid memory
ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
Efficient and scalable OpenMP-based system-level design
Proceedings of the Conference on Design, Automation and Test in Europe
Fast Parallel GF(2^m) Polynomial Multiplication for All Degrees
IEEE Transactions on Computers
| Hi-index | 0.00 |
This paper presents an approach to the automated identification of optimal mapping choices in a Simulink-to-MPSoC design flow. The mapping process relies on an appropriately chosen model of computation, capturing the high-level structure of the Simulink application as well as enabling formal checking of several relevant properties, such as boundedness, liveness, as well as throughput and latency formulas. The optimization approach exploits an emerging logic programming language, Answer Set Programming (ASP), for design space exploration. The proposed ASP-based solution can be used in the context of Simulink-to-MPSoC translation as it provides a technique to automate the optimization of design choices aimed at resource utilization and execution time. A case-study and the related experimental results, presented at the end of the paper, demonstrate the effectiveness of the proposed approach.