Statecharts: A visual formalism for complex systems
Science of Computer Programming
STATEMATE: A Working Environment for the Development of Complex Reactive Systems
IEEE Transactions on Software Engineering
Rapid Prototyping of Application-SpecificSignal Processors (RASSP) In-Progress Report
Journal of VLSI Signal Processing Systems - Special issue on the rapid prototyping of application specific signal processors (RASSP) program
Hardware-software co-design of embedded systems: the POLIS approach
Hardware-software co-design of embedded systems: the POLIS approach
YAPI: application modeling for signal processing systems
Proceedings of the 37th Annual Design Automation Conference
Communicating sequential processes
Communications of the ACM
Fractional rate dataflow model and efficient code synthesis for multimedia applications
Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
System Design with SystemC
Hardware-Software Cosynthesis for Digital Systems
IEEE Design & Test
Hardware-Software Cosynthesis for Microcontrollers
IEEE Design & Test
Efficient hardware controller synthesis for synchronous dataflow graph in system level design
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints
Proceedings of the tenth international symposium on Hardware/software codesign
Evaluating UMl Extensions for Modeling Real-Time Systems
WORDS '02 Proceedings of the The Seventh IEEE International Workshop on Object-Oriented Real-Time Dependable Systems (WORDS 2002)
System Design Using Kahn Process Networks: The Compaan/Laura Approach
Proceedings of the conference on Design, automation and test in Europe - Volume 1
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Translating discrete-time simulink to lustre
ACM Transactions on Embedded Computing Systems (TECS)
Static analysis and automatic code synthesis of flexible FSM model
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A Platform-Based Taxonomy for ESL Design
IEEE Design & Test
Efficient exploration of bus-based system-on-chip architectures
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Combined data-driven and event-driven scheduling technique for fast distributed cosimulation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
System-level design: orthogonalization of concerns and platform-based design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Stream Compilation for Real-Time Embedded Multicore Systems
Proceedings of the 7th annual IEEE/ACM International Symposium on Code Generation and Optimization
Serialized parallel code generation framework for MPSoC
ACM Transactions on Design Automation of Electronic Systems (TODAES)
A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification
Journal of Signal Processing Systems
Electronic system-level synthesis methodologies
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Concept-based partitioning for large multidomain multifunctional embedded systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
A timed HW/SW coemulation technique for fast yet accurate system verification
SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
Combining mapping and partitioning exploration for NoC-based embedded systems
Journal of Systems Architecture: the EUROMICRO Journal
Application of ESL synthesis on GSM edge algorithm for base station
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Building multimedia security applications in the MPEG reconfigurable video coding (RVC) framework
Proceedings of the thirteenth ACM multimedia workshop on Multimedia and security
A Model-Driven Design Framework for Massively Parallel Embedded Systems
ACM Transactions on Embedded Computing Systems (TECS)
Hardware and software synthesis of heterogeneous systems from dataflow programs
Journal of Electrical and Computer Engineering - Special issue on ESL Design Methodology
A comprehensive integration infrastructure for embedded system design
Microprocessors & Microsystems
Task-level data model for hardware synthesis based on concurrent collections
Journal of Electrical and Computer Engineering - Special issue on ESL Design Methodology
Port Based Actor Model with Kahn Process Network Model and Decidable Dataflow Model
Journal of Signal Processing Systems
A rule-based quasi-static scheduling approach for static islands in dynamic dataflow graphs
ACM Transactions on Embedded Computing Systems (TECS)
A methodology for automated design of hard-real-time embedded streaming systems
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Secure computing with the MPEG RVC framework
Image Communication
Design space exploration for high-level synthesis of multi-threaded applications
Journal of Systems Architecture: the EUROMICRO Journal
ASP-based optimized mapping in a simulink-to-MPSoC design flow
Journal of Systems Architecture: the EUROMICRO Journal
Journal of Real-Time Image Processing
| Hi-index | 0.00 |
Existent hardware-software (HW-SW) codesign tools mainly focus on HW-SW cosimulation to build a virtual prototyping environment that enables software design and system verification without need of making a hardware prototype. Not only HW-SW cosimulation, but also HW-SW codesign methodology involves system specification, functional simulation, design-space exploration, and hardware-software cosynthesis. The PeaCE codesign environment is the first full-fledged HW-SW codesign environment that provides seamless codesign flow from functional simulation to system synthesis. Targeting for multimedia applications with real-time constraints, PeaCE specifies the system behavior with a heterogeneous composition of three models of computation and utilizes features of the formal models maximally during the whole design process. It is also a reconfigurable framework in the sense that third-party design tools can be integrated to build a customized tool chain. Experiments with industry-strength examples prove the viability of the proposed technique.