A low-power phase change memory based hybrid cache architecture

Authors:
Prasanth Mangalagiri;Karthik Sarpatwari;Aditya Yanamandra;VijayKrishnan Narayanan;Yuan Xie;Mary Jane Irwin;Osama Awadel Karim
Affiliations:
Pennsylvania State Univesity, State College, PA, USA;Pennsylvania State University, State College, PA, USA;Pennsylvania State University, State College, PA, USA;Pennsylvania State University, State College, PA, USA;Pennsylvania State Univesity, State College, PA, USA;Pennsylvania State Unviersity, State College, PA, USA;Pennsylvania State University, State College, PA, USA
Venue:
Proceedings of the 18th ACM Great Lakes symposium on VLSI
Year:
2008

Citing 5
Cited 11

MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
The SimpleScalar tool set, version 2.0

ACM SIGARCH Computer Architecture News
Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
An Architectural Framework for Runtime Optimization

IEEE Transactions on Computers
Drowsy caches: simple techniques for reducing leakage power

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture

PDRAM: a hybrid PRAM and DRAM main memory system

Proceedings of the 46th Annual Design Automation Conference
Reducing leakage power with BTB access prediction

Integration, the VLSI Journal
PCRAMsim: system-level performance, energy, and area modeling for phase-change ram

Proceedings of the 2009 International Conference on Computer-Aided Design
Energy- and endurance-aware design of phase change memory caches

Proceedings of the Conference on Design, Automation and Test in Europe
Design exploration of hybrid caches with disparate memory technologies

ACM Transactions on Architecture and Code Optimization (TACO)
Enabling architectural innovations using non-volatile memory

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Wear rate leveling: lifetime enhancement of PRAM with endurance variation

Proceedings of the 48th Design Automation Conference
Performance evaluation of PRAM for storage devices

Proceedings of the 2012 ACM Research in Applied Computation Symposium
A lifetime aware buffer assignment method for streaming applications on DRAM/PRAM hybrid memory

ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
Write activity reduction on non-volatile main memories for embedded chip multiprocessors

ACM Transactions on Embedded Computing Systems (TECS)
Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Sub-threshold leakage in SRAM based cache memories is becoming a predominant source of power consumption in deep-sub micron CMOS designs. Phase Change Random Access Memory (PRAM), a high density, fast access, non-volatile memory is being considered as a candidate for future universal memory technologies. In this paper, we investigate the architectural challenges in integrating a PRAM based memory into the conventional cache hierarchy. First, we develop PRAM cache delay and energy models. We then propose a hybrid PRAM architecture for L1 instruction caches on embedded processors. We also propose a PRAM based unified cache architecture for L2 caches on high-end microprocessors. Finally, we evaluate the proposed architectures, in terms of area, performance, and energy. The experimental results show that the PRAM based cache architectures achieve close to 80% reduction in the leakage energy consumption of a L1-L2 cache hierarchy.