Digital integrated circuits: a design perspective
Digital integrated circuits: a design perspective
The SimpleScalar tool set, version 2.0
ACM SIGARCH Computer Architecture News
Active Management of Data Caches by Exploiting Reuse Information
IEEE Transactions on Computers
Drowsy caches: simple techniques for reducing leakage power
ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Branch Target Buffer Design and Optimization
IEEE Transactions on Computers
Compiler-directed instruction cache leakage optimization
Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Applying Decay Strategies to Branch Predictors for Leakage Energy Savings
ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Adaptive mode control: A static-power-efficient cache design
ACM Transactions on Embedded Computing Systems (TECS)
Power-Aware Branch Prediction: Characterization and Design
IEEE Transactions on Computers
Circuit and microarchitectural techniques for reducing cache leakage power
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exploiting temporal locality in drowsy cache policies
Proceedings of the 2nd conference on Computing frontiers
Reducing data cache leakage energy using a compiler-based approach
ACM Transactions on Embedded Computing Systems (TECS)
POWER5 System microarchitecture
IBM Journal of Research and Development - POWER5 and packaging
Process variation aware cache leakage management
Proceedings of the 2006 international symposium on Low power electronics and design
Reducing branch predictor leakage energy by exploiting loops
ACM Transactions on Embedded Computing Systems (TECS) - SPECIAL ISSUE SCOPES 2005
Asymmetrically Banked Value-Aware Register Files
ISVLSI '07 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Architectural leakage-aware management of partitioned scratchpad memories
Proceedings of the conference on Design, automation and test in Europe
Energy efficient near-threshold chip multi-processing
ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Cache leakage control mechanism for hard real-time systems
CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Leakage Current Reduction in Data Caches on Embedded Systems
IPC '07 Proceedings of the The 2007 International Conference on Intelligent Pervasive Computing
On-Demand Solution to Minimize I-Cache Leakage Energy with Maintaining Performance
IEEE Transactions on Computers
A low-power phase change memory based hybrid cache architecture
Proceedings of the 18th ACM Great Lakes symposium on VLSI
ICPADS '07 Proceedings of the 13th International Conference on Parallel and Distributed Systems - Volume 01
Instruction cache energy saving through compiler way-placement
Proceedings of the conference on Design, automation and test in Europe
Low power branch prediction for embedded application processors
Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
| Hi-index | 0.00 |
This paper investigates three architectural methods to reduce the leakage power dissipated by the BTB data array. The first method (called here window) periodically places the entire BTB data array into drowsy mode. A drowsy entry is woken up by the first access in the time interval and remains active for the remainder of the interval (window). There is an associated performance loss which is related to the size of the window, since there is a delay when a specific line must be woken up. The second method, awake line buffer (ALB), limits the number of active BTB entries to a predetermined maximum. While this reduces power dissipation it comes with a performance penalty that is relative to the size of the buffer. ALB, however, reduces the power dissipation of the data array more than the window method. The third method, 2-level ALB (2L-ALB), uses a two level buffer with the identical number of combined entries as the previous method. This method exploits the fact that many branches operate numerous times in a fixed sequence. By predicting the next BTB access, 2L-ALB achieves further reduction in leakage power without incurring any further performance loss, compared to the ALB method.