Branch Prediction Strategies and Branch Target Buffer Design

Authors:
J. K. F. Lee;A. J. Smith
Affiliations:
Hewlett-Packard;-
Venue:
Computer
Year:
1984

Citing 0
Cited 31

Characterization of branch and data dependencies on programs for evaluating pipeline performance

IEEE Transactions on Computers
Checkpoint repair for high-performance out-of-order execution machines

IEEE Transactions on Computers
Machine organization of the IBM RISC System/6000 processor

IBM Journal of Research and Development
OHMEGA: a VLSI superscalar processor architecture for numerical applications

ISCA '91 Proceedings of the 18th annual international symposium on Computer architecture
SCISM: a scalable compound instruction set machine

IBM Journal of Research and Development
NStrace: a bus-driven instruction trace tool for PowerPC microprocessors

IBM Journal of Research and Development - Special issue: performance analysis and its impact on design
Rehashable BTB: An Adaptive Branch Target Buffer to Improve the Target Predictability of Java Code

HiPC '02 Proceedings of the 9th International Conference on High Performance Computing
A Comprehensive Analysis of Indirect Branch Prediction

ISHPC '02 Proceedings of the 4th International Symposium on High Performance Computing
Multi-stage Cascaded Prediction

Euro-Par '99 Proceedings of the 5th International Euro-Par Conference on Parallel Processing
Cost-Efficient Branch Target Buffers

Euro-Par '00 Proceedings from the 6th International Euro-Par Conference on Parallel Processing
Speeding Up Target Address Generation Using a Self-indexed FTB (Research Note)

Euro-Par '02 Proceedings of the 8th International Euro-Par Conference on Parallel Processing
Micronets: a model for decentralising control in asynchronous processor architectures

ASYNC '95 Proceedings of the 2nd Working Conference on Asynchronous Design Methodologies
Determining WWW User's Next Access and Its Application to Pre-fetching

ISCC '97 Proceedings of the 2nd IEEE Symposium on Computers and Communications (ISCC '97)
Performance Issues of a Superscalar Microprocessor

ICPP '94 Proceedings of the 1994 International Conference on Parallel Processing - Volume 01
Measuring the Parallelism Available for Very Long Instruction Word Architectures

IEEE Transactions on Computers
Hiding the misprediction penalty of a resource-efficient high-performance processor

ACM Transactions on Architecture and Code Optimization (TACO)
Thrifty BTB: A comprehensive solution for dynamic power reduction in branch target buffers

Microprocessors & Microsystems
Exploiting an abstract-machine-based framework in the design of a Java ILP processor

Journal of Systems Architecture: the EUROMICRO Journal
Phantom-BTB: a virtualized branch target buffer design

Proceedings of the 14th international conference on Architectural support for programming languages and operating systems
Evaluation of branch-prediction methods on traces from commercial applications

IBM Journal of Research and Development
Reducing leakage power with BTB access prediction

Integration, the VLSI Journal
A load-instruction unit for pipelined processors

IBM Journal of Research and Development
Dynamic branch prediction and control speculation

International Journal of High Performance Systems Architecture
BarrierWatch: characterizing multithreaded workloads across and within program-defined epochs

Proceedings of the 8th ACM International Conference on Computing Frontiers
Parallel branch prediction on GPU platform

HPCA'09 Proceedings of the Second international conference on High Performance Computing and Applications
Target encoding for efficient indirect jump prediction

Euro-Par'05 Proceedings of the 11th international Euro-Par conference on Parallel Processing
Compiler support for value-based indirect branch prediction

CC'12 Proceedings of the 21st international conference on Compiler Construction
CVP: an energy-efficient indirect branch prediction with compiler-guided value pattern

Proceedings of the 26th ACM international conference on Supercomputing
Babel: a secure computer is a polyglot

Proceedings of the 2012 ACM Workshop on Cloud computing security workshop
Parallel stepwise stochastic simulation: harnessing GPUs to explore possible futures states of a chromosome folding model thanks to the possible futures algorithm (PFA)

Proceedings of the 2013 ACM SIGSIM conference on Principles of advanced discrete simulation
ASC: automatically scalable computation

Proceedings of the 19th international conference on Architectural support for programming languages and operating systems

Quantified Score

Hi-index	4.11

Visualization

Abstract

First Page of the Article