Dynamic branch prediction and control speculation

Authors:
Jurij Silc;Theo Ungerer;Borut Robic
Affiliations:
Department of Computer System, Jozef Stefan Institute, Ljubljana, Slovenia.;Institute of Computer Science, University of Augsburg, Germany.;Faculty of Computer and Information Science, University of Ljubljana, Slovenia
Venue:
International Journal of High Performance Systems Architecture
Year:
2007

Citing 33
Cited 0

Alternative implementations of two-level adaptive branch prediction

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
Improving the accuracy of dynamic branch prediction using branch correlation

ASPLOS V Proceedings of the fifth international conference on Architectural support for programming languages and operating systems
A comparison of dynamic branch predictors that use two levels of branch history

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Improving the accuracy of static branch prediction using branch correlation

ASPLOS VI Proceedings of the sixth international conference on Architectural support for programming languages and operating systems
Disjoint eager execution: an optimal form of speculative execution

Proceedings of the 28th annual international symposium on Microarchitecture
A comparison of full and partial predicated execution support for ILP processors

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches

ISCA '96 Proceedings of the 23rd annual international symposium on Computer architecture
Trace cache: a low latency approach to high bandwidth instruction fetching

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Assigning confidence to conditional branch predictions

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
A framework for balancing control flow and predication

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Performance characterization of a Quad Pentium Pro SMP using OLTP workloads

Proceedings of the 25th annual international symposium on Computer architecture
Confidence estimation for speculation control

Proceedings of the 25th annual international symposium on Computer architecture
Accurate indirect branch prediction

Proceedings of the 25th annual international symposium on Computer architecture
Integrated predicated and speculative execution in the IMPACT EPIC architecture

Proceedings of the 25th annual international symposium on Computer architecture
Threaded multiple path execution

Proceedings of the 25th annual international symposium on Computer architecture
Selective eager execution on the PolyPath architecture

Proceedings of the 25th annual international symposium on Computer architecture
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
Retrospective: a study of branch prediction strategies

25 years of the international symposia on Computer architecture (selected papers)
Neural methods for dynamic branch prediction

ACM Transactions on Computer Systems (TOCS)
Branch Effect Reduction Techniques

Computer
One Billion Transistors, One Uniprocessor, One Chip

Computer
Technology Outlook: Introduction to Predicated Execution

Computer
The IA-64 Architecture at Work

Computer
UltraSparc I: A Four-Issue Processor Supporting Multimedia

IEEE Micro
A survey of processors with explicit multithreading

ACM Computing Surveys (CSUR)
Predicting Conditional Branches With Fusion-Based Hybrid Predictors

Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques
A study of branch prediction strategies

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
Improving branch prediction by dynamic dataflow-based identification of correlated branches from a large global history

Proceedings of the 30th annual international symposium on Computer architecture
Dynamic Branch Prediction with Perceptrons

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Fast Path-Based Neural Branch Prediction

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Prophet/Critic Hybrid Branch Prediction

Proceedings of the 31st annual international symposium on Computer architecture
Perceptron-Based Branch Confidence Estimation

HPCA '04 Proceedings of the 10th International Symposium on High Performance Computer Architecture
Branch Prediction Strategies and Branch Target Buffer Design

Computer

Quantified Score

Hi-index	0.00

Visualization

Abstract

Branch prediction schemes have become an integral part of today's superscalar processors. They are one of the key issues in enhancing the performance of processors. Pipeline stalls due to conditional branches are one of the most significant impediments to realise the performance potential of superscalar processors. Many schemes for branch prediction that can effectively and accurately predict the outcome of branch instructions have been proposed. In this paper, an overview of some dynamic branch prediction schemes for superscalar processors are presented.