Transistor reordering for low power CMOS gates using an SP-BDD representation

Authors:
Alexey L. Glebov;David Blaauw;Larry G. Jones
Affiliations:
NIISAPRAN, Academy of Science of Russia;Semiconductor Systems Design Technology, Motorola, Inc.;Semiconductor Systems Design Technology, Motorola, Inc.
Venue:
ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Year:
1995

Citing 3
Cited 3

Graph-Based Algorithms for Boolean Function Manipulation

IEEE Transactions on Computers
Performance enhancement of CMOS VLSI circuits by transistor reordering

DAC '93 Proceedings of the 30th international Design Automation Conference
LOGEX—an automatic logic extractor form transistor to gate level for CMOS technology

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference

Library-less synthesis for static CMOS combinational logic circuits

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Duet: an accurate leakage estimation and optimization tool for dual-Vt circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fast power loss calculation for digital static CMOS circuits

EDTC '97 Proceedings of the 1997 European conference on Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract