Performance bound analysis of analog circuits in frequency- and time-domain considering process variations

Authors:
Xue-Xin Liu;Sheldon X.-D. Tan;Adolfo Adair Palma-Rodriguez;Esteban Tlelo-Cuautle;Guoyong Shi
Affiliations:
University of California, Riverside;University of California, Riverside;National Institute of Astrophysics, Optics, and Electronics (INAOE);National Institute of Astrophysics, Optics, and Electronics (INAOE);Shanghai Jiao Tong University
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2013

Citing 14
Cited 0

Discrete-time signal processing (2nd ed.)

Discrete-time signal processing (2nd ed.)
Simulation and sensitivity of linear analog circuits under parameter variations by Robust interval analysis

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Modern Digital and Analog Communication Systems 3e Osece

Modern Digital and Analog Communication Systems 3e Osece
Computer Methods for Circuit Analysis and Design

Computer Methods for Circuit Analysis and Design
SNOPT: An SQP Algorithm for Large-Scale Constrained Optimization

SIAM Journal on Optimization
Fast, non-Monte-Carlo estimation of transient performance variation due to device mismatch

Proceedings of the 44th annual Design Automation Conference
Next-Generation Design and EDA Challenges: Small Physics, Big Systems, and Tall Tool-Chains

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Why quasi-Monte Carlo is better than monte carlo or latin hypercube sampling for statistical circuit analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Performance bound analysis of analog circuits considering process variations

Proceedings of the 48th Design Automation Conference
Canonical symbolic analysis of large analog circuits with determinant decision diagrams

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Hierarchical approach to exact symbolic analysis of large analog circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
SRAM dynamic stability verification by reachability analysis with consideration of threshold voltage variation

Proceedings of the 2013 ACM international symposium on International symposium on physical design
A fast analog circuit yield estimation method for medium and high dimensional problems

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this article, we propose a new performance bound analysis of analog circuits considering process variations. We model the variations of component values as intervals measured from tested chips and manufacture processes. The new method first applies a graph-based analysis approach to generate the symbolic transfer function of a linear(ized) analog circuit. Then the frequency response bounds (maximum and minimum) are obtained by performing nonlinear constrained optimization in which magnitude or phase of the transfer function is the objective function to be optimized subject to the ranges of process variational parameters. The response bounds given by the optimization-based method are very accurate and do not have the over-conservativeness issues of existing methods. Based on the frequency-domain bounds, we further develop a method to calculate the time-domain response bounds for any arbitrary input stimulus. Experimental results from several analog benchmark circuits show that the proposed method gives the correct bounds verified by Monte Carlo analysis while it delivers one order of magnitude speedup over Monte Carlo for both frequency-domain and time-domain bound analyses. We also show analog circuit yield analysis as an application of the frequency-domain variational bound analysis.