FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration

Authors:
Afandi Ahmad;Abbes Amira;Paul Nicholl;Benjamin Krill
Affiliations:
Department of Computer Engineering, Faculty of Electrical and Electronic Engineering, Universiti Tun Hussein Onn Malaysia (UTHM), Johor, Malaysia;Nanotechnology and Integrated Bio-Engineering Centre (NIBEC), Faculty of Computing and Engineering, University of Ulster (Jordanstown Campus), Ulster, Northern Ireland and Department of Electrical ...;School of Electronic, Electrical Engineering and Computer Science, The Queens University, Belfast, Northern Ireland;Nanotechnology and Integrated Bio-Engineering Centre (NIBEC), Faculty of Computing and Engineering, University of Ulster (Jordanstown Campus), Ulster, Northern Ireland
Venue:
Journal of Real-Time Image Processing
Year:
2013

Citing 11
Cited 1

3D RGB image compression for interactive applications

ACM Transactions on Graphics (TOG)
Wavelets for Computer Graphics: A Primer, Part 1

IEEE Computer Graphics and Applications
Face recognition: A literature survey

ACM Computing Surveys (CSUR)
Effective Representation Using ICA for Face Recognition Robust to Local Distortion and Partial Occlusion

IEEE Transactions on Pattern Analysis and Machine Intelligence
Local Feature Matching For Face Recognition

CRV '06 Proceedings of the The 3rd Canadian Conference on Computer and Robot Vision
A Modified Non-negative Matrix Factorization Algorithm for Face Recognition

ICPR '06 Proceedings of the 18th International Conference on Pattern Recognition - Volume 03
Enabling certification for dynamic partial reconfiguration using a minimal flow

Proceedings of the conference on Design, automation and test in Europe
Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration

ACM Transactions on Embedded Computing Systems (TECS)
An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores

Image Communication
Efficient architectures for 3D HWT using dynamic partial reconfiguration

Journal of Systems Architecture: the EUROMICRO Journal
A novel feature vectors construction approach for face recognition

Transactions on computational science XI

Flexible VLIW processor based on FPGA for efficient embedded real-time image processing

Journal of Real-Time Image Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a combination of novel feature vectors construction approach for face recognition using discrete wavelet transform (DWT) and field programmable gate array (FPGA)-based intellectual property (IP) core implementation of transform block in face recognition systems. Initially, four experiments have been conducted including the DWT feature selection and filter choice, features optimisation by coefficient selections and feature threshold. To examine the most suitable method of feature extraction, different wavelet quadrant and scales have been evaluated, and it is followed with an evaluation of different wavelet filter choices and their impact on recognition accuracy. In this study, an approach for face recognition based on coefficient selection for DWT is presented, and the significant of DWT coefficient threshold selection is also analysed. For the hardware implementation, two architectures for two-dimensional (2-D) Haar wavelet transform (HWT) IP core with transpose-based computation and dynamic partial reconfiguration (DPR) have been synthesised using VHDL and implemented on Xilinx Virtex-5 FPGAs. Experimental results and comparisons between different configurations using partial and non-partial reconfiguration processes and a detailed performance analysis of the area, power consumption and maximum frequency are also discussed in this paper.