Low-power timing closure methodology for ultra-low voltage designs

Authors:
Wen-Pin Tu;Chung-Han Chou;Shih-Hsu Huang;Shih-Chieh Chang;Yow-Tyng Nieh;Chien-Yung Chou
Affiliations:
Chung Yuan Christian University, Chung Li, Taiwan, R.O.C.;National Tsing Hua University, Hsinchu, Taiwan, R.O.C.;Chung Yuan Christian University, Chung Li, Taiwan, R.O.C.;National Tsing Hua University, Hsinchu, Taiwan, R.O.C.;Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan, R.O.C.;Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan, R.O.C.
Venue:
Proceedings of the International Conference on Computer-Aided Design
Year:
2013

Citing 9
Cited 0

Minimum padding to satisfy short path constraints

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Energy minimization using multiple supply voltages

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Clock period minimization with minimum delay insertion

Proceedings of the 44th annual Design Automation Conference
Value assignment of Adjustable Delay Buffers for clock skew minimization in multi-voltage mode designs

Proceedings of the 2009 International Conference on Computer-Aided Design
Clock skew optimization considering complicated power modes

Proceedings of the Conference on Design, Automation and Test in Europe
An efficient algorithm of adjustable delay buffer insertion for clock skew minimization in multiple dynamic supply voltage designs

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Designing ultra-low voltage logic

Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design
Useful-skew clock optimization for multi-power mode designs

Proceedings of the International Conference on Computer-Aided Design
Bidirectional Single-Supply Level Shifter with Wide Voltage Range for Efficient Power Management

VLSID '12 Proceedings of the 2012 25th International Conference on VLSI Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

As the supply voltage is down to the ultra-low voltage (ULV) level, timing closure becomes a serious challenge in the use of multiple power modes. Due to a wide voltage range, a very huge clock skew may occur among different power modes. To reduce this huge clock skew, the conventional power-mode-aware clock tree often suffers from a huge overhead on power consumption. Moreover, at the ULV level, since the setup time and the hold time of each register dramatically increase, the number of timing violations also increases greatly. However, the existing minimum padding technique cannot fix hold time violations in multiple power modes. Based on those two observations, in this paper, we propose a low-power timing closure methodology, which incorporates the synthesis of clock tree and data path, for multi-power-mode ULV designs. Our low-power timing closure methodology has two main approaches. First, we use multiple power modes to build a power-mode-aware clock tree for reducing clock skew with very small power consumption. Second, we propose the first multi-power-mode minimum padding technique to fix all the hold time violations in all the power modes simultaneously. Experimental results consistently show that the integration of both approaches yields the best results.