Useful-skew clock optimization for multi-power mode designs

Authors:
Hsuan-Ming Chou;Hao Yu;Shih-Chieh Chang
Affiliations:
National Tsing Hua University, Hsinchu, Taiwan;National Tsing Hua University, Hsinchu, Taiwan;National Tsing Hua University, Hsinchu, Taiwan
Venue:
Proceedings of the International Conference on Computer-Aided Design
Year:
2011

Citing 7
Cited 1

Clock Skew Optimization

IEEE Transactions on Computers
Maximizing performance by retiming and clock skew scheduling

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A yield improvement methodology using pre- and post-silicon statistical clock scheduling

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Optimal useful clock skew scheduling in the presence of variations using robust ILP formulations

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Clock skew optimization considering complicated power modes

Proceedings of the Conference on Design, Automation and Test in Europe
Clock skew minimization in multi-voltage mode designs using adjustable delay buffers

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Low-power timing closure methodology for ultra-low voltage designs

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Instead of minimizing clock skew, skew can be useful to improve circuit performance. However, it is difficult to apply useful skew to a design with complicated power modes. With only one clock tree, useful skew in one power mode may be harmful in another power mode. In this paper, we propose to use adjustable delay buffers (ADBs) to construct a tunable clock tree so that useful skew can be assigned for different power modes. Assuming positions of ADBs are determined, we assign delays of ADBs for each power mode by LP. Then a speedup theorem is proposed to greatly reduce LP inequalities. We also propose an efficient method to select positions of ADBs. Our experimental results show that average 99.45% inequities are decreased and an average performance improvement of 27.35% is obtained compared with commercial tool SOC Encounter™.