ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures

Authors:
Rana Muhammad Bilal;Rehan Hafiz;Muhammad Shafique;Saad Shoaib;Asim Munawar;Jörg Henkel
Affiliations:
National University of Sciences and Technology, Islamabad, Pakistan;National University of Sciences and Technology, Islamabad, Pakistan;Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany;National University of Sciences and Technology, Islamabad, Pakistan;IBM Research Japan;Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany
Venue:
Proceedings of the International Conference on Computer-Aided Design
Year:
2013

Citing 18
Cited 0

TGFF: task graphs for free

Proceedings of the 6th international workshop on Hardware/software codesign
Lx: a technology platform for customizable VLIW embedded processing

Proceedings of the 27th annual international symposium on Computer architecture
Reconfigurable computing: a survey of systems and software

ACM Computing Surveys (CSUR)
Efficient instruction encoding for automatic instruction set design of configurable ASIPs

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Near-Optimal Hashing Algorithms for Approximate Nearest Neighbor in High Dimensions

FOCS '06 Proceedings of the 47th Annual IEEE Symposium on Foundations of Computer Science
RISPP: rotating instruction set processing platform

Proceedings of the 44th annual Design Automation Conference
Run-time instruction set selection in a transmutable embedded processor

Proceedings of the 45th annual Design Automation Conference
Hardwired Networks on Chip in FPGAs to Unify Functional and Con?guration Interconnects

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Fine- and Coarse-Grain Reconfigurable Computing

Fine- and Coarse-Grain Reconfigurable Computing
Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications

Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications
REMiS: run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set

Proceedings of the 2009 International Conference on Computer-Aided Design
Fast, nearly optimal ISE identification with I/O serialization through maximal clique enumeration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Scheduling and Placement of Hardware/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
KAHRISMA: a novel hypermorphic reconfigurable-instruction-set multi-grained-array architecture

Proceedings of the Conference on Design, Automation and Test in Europe
Exploiting application data-parallelism on dynamically reconfigurable architectures: placement and architectural considerations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Selective instruction set muting for energy-aware adaptive processors

Proceedings of the International Conference on Computer-Aided Design
Design Optimizations for Tiled Partially Reconfigurable Systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Efficient Mapping of Task Graphs onto Reconfigurable Hardware Using Architectural Variants

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Quality system design on dynamic partially reconfigurable platform needs exploration of a vast and multi-dimensional design space for (1) selection among implementation variants of hardware accelerators, (2) partitioning the reconfigurable fabric, and (3) their placement on the reconfigurable fabric partitions. This paper presents a novel methodology ISOMER for integrated solution of selection, partitioning and placement for performance optimization. Architecture under consideration is a general purpose processor coupled with reconfigurable fabric that can be partitioned in multi-sized partially reconfigurable bins. Our methodology determines performance-efficient partitioning and usage of reconfigurable fabric. Extensive evaluation illustrates that our methodology is scalable and outperforms state-of-the-art techniques for non-partially reconfigurable architectures.