Multi-core system performance prediction and analysis at the ESL

Authors:
Jen-Chieh Yeh;Chi-Hung Lin;Chun-Nan Liu
Affiliations:
Information and Communications Research Laboratories ICL, Industrial Technology Research Institute ITRI, 195 Chung Hsing Rd., Sec. 4, Chu Tung, Hsin Chu, 310, Taiwan;Information and Communications Research Laboratories ICL, Industrial Technology Research Institute ITRI, 195 Chung Hsing Rd., Sec. 4, Chu Tung, Hsin Chu, 310, Taiwan;Information and Communications Research Laboratories ICL, Industrial Technology Research Institute ITRI, 195 Chung Hsing Rd., Sec. 4, Chu Tung, Hsin Chu, 310, Taiwan
Venue:
International Journal of Computational Science and Engineering
Year:
2014

Citing 6
Cited 0

Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems

Proceedings of the tenth international symposium on Hardware/software codesign
A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Multicore design is the challenge! what is the solution?

Proceedings of the 45th annual Design Automation Conference
Parallel Scalability of Video Decoders

Journal of Signal Processing Systems
System Performance Analyses on PAC Duo ESL Virtual Platform

IIH-MSP '09 Proceedings of the 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing
An accurate system architecture refinement methodology with mixed abstraction-level virtual platform

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multi-core system and the associated software parallelisation techniques have become one of the major trends of SoC design. For higher system performance and lower power consumption, this paper reveals a system performance prediction and analysis method for multi-core system by adopting electronic system-level ESL design methodology. With the high simulation speed and approximate time characteristic, the ESL virtual platform can be done at early design stage before implementation on the real chip. Based on the scalable multi-core virtual platform, we can perform one to eight-core system performance trend prediction as well as multi-core system performance analysis. The software parallelisation experiments are conducted for observing the performance improvement and further discussed about hardware-software co-design and the hardware cost reduction benefited from increasing software parallelism.