Gate-level current waveform simulation of CMOS integrated circuits

Authors:
Alessandro Bogliolo;Luca Benini;Giovanni De Micheli;Bruno Riccó
Affiliations:
CSL, Stanford University, Stanford, CA;CSL, Stanford University, Stanford, CA;CSL, Stanford University, Stanford, CA;DEIS, University of Bologna, Bologna, I-40136
Venue:
ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Year:
1996

Pattern-independent current estimation for reliability analysis of CMOS circuits

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Delay and bus current evaluation in CMOS logic circuits

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Power estimation tool for sub-micron CMOS VLSI circuits

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Clock skew optimization for peak current reduction

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Clock Skew Optimization for Peak Current Reduction

Journal of VLSI Signal Processing Systems - Special issue on high performance clock distribution networks
High-level current macro-model for power-grid analysis

Proceedings of the 39th annual Design Automation Conference
A practical CAD technique for reducing power/ground noise in DSM circuits

Proceedings of the 13th ACM Great Lakes symposium on VLSI
Current source modeling for power and timing analysis at different supply voltages

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Hi-index	0.00