Power estimation tool for sub-micron CMOS VLSI circuits

Authors:
F. Rouatbi;B. Haroun;A. J. Al-Khalili
Affiliations:
Department of Electrical Engineering, Concordia University, 1455 de Maisonneuve Blvd. W., Montreal, Quebec H3G 1M8;Department of Electrical Engineering, Concordia University, 1455 de Maisonneuve Blvd. W., Montreal, Quebec H3G 1M8;Department of Electrical Engineering, Concordia University, 1455 de Maisonneuve Blvd. W., Montreal, Quebec H3G 1M8
Venue:
ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Year:
1992

Switch-level delay models for digital MOS VLSI

DAC '84 Proceedings of the 21st Design Automation Conference
Estimation of maximum currents in MOS IC logic circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Fast transient power and noise estimation for VLSI circuits

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
CMOS dynamic power estimation based on collapsible current source transistor modeling

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Gate-level current waveform simulation of CMOS integrated circuits

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Effects of correlations on accuracy of power analysis—an experimental study

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Low Power Synthesis Methodology with Data Format Optimization Applied on a DWT

Journal of VLSI Signal Processing Systems
Static Verification of Test Vectors for IR Drop Failure

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Hi-index	0.00