Automatic structuring and optimization of hierarchical designs

Authors:
H. Eikerling;W. Rosenstiel
Affiliations:
Universität Tübingen, Technische Informatik, Sand 13, D-72 076 Tübingen, Germany;Universität Tübingen, Technische Informatik, Sand 13, D-72 076 Tübingen, Germany
Venue:
EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Year:
1996

Combinatorial algorithms for integrated circuit layout

Combinatorial algorithms for integrated circuit layout
Symbolic Boolean manipulation with ordered binary-decision diagrams

ACM Computing Surveys (CSUR)
Computers and Intractability: A Guide to the Theory of NP-Completeness

Computers and Intractability: A Guide to the Theory of NP-Completeness
Sequential Circuit Design Using Synthesis and Optimization

ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
State enumeration with abstract descriptions of state machines

CHARME '95 Proceedings of the IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Speed-up estimation for HW/SW-systems

CODES '96 Proceedings of the 4th International Workshop on Hardware/Software Co-Design

Hi-index	0.01