An algorithm for the allocation of functional units from realistic RT component libraries

Authors:
Roger Ang;Nikil Dutt
Affiliations:
Department of Information and Computer Science, University of California, Irvine, Irvine, California;Department of Information and Computer Science, University of California, Irvine, Irvine, California
Venue:
ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
Year:
1994

DAGON: technology binding and local optimization by DAG matching

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Tree-based mapping of algorithms to predefined structures

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
A new method for compiler code generation

POPL '78 Proceedings of the 5th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
A Representation for the Binding of RT-Component Functionality to HDL Behavior

CHDL '93 Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications
Facet: A procedure for the automated synthesis of digital systems

DAC '83 Proceedings of the 20th Design Automation Conference

Design reuse through high-level library mapping

EDTC '95 Proceedings of the 1995 European conference on Design and Test
Algebraic Support for Transformational Hardware Allocation

EDTC '96 Proceedings of the 1996 European conference on Design and Test
Formal Techniques for Hardware Allocation

VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications

Hi-index	0.00