Layout-driven module selection for register-transfer synthesis of sub-micron ASIC's

Authors:
Vasily G. Moshnyaga;Hiroshi Mori;Hidetoshi Onodera;Keikichi Tamaru
Affiliations:
Department of Electronics, Kyoto University, Sakyo-ku, Yoshida-Honmachi, Kyoto 606-01, Japan;Department of Electronics, Kyoto University, Sakyo-ku, Yoshida-Honmachi, Kyoto 606-01, Japan;Department of Electronics, Kyoto University, Sakyo-ku, Yoshida-Honmachi, Kyoto 606-01, Japan;Department of Electronics, Kyoto University, Sakyo-ku, Yoshida-Honmachi, Kyoto 606-01, Japan
Venue:
ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Year:
1993

Knowledge based control in micro-architecture design

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
The combination of scheduling, allocation, and mapping in a single algorithm

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Performance-driven constructive placement

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
3D scheduling: high-level synthesis with floorplanning

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference

Simultaneous functional-unit binding and floorplanning

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Layout-driven architecture synthesis for high-speed digital filters

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Hi-index	0.00