Simultaneous functional-unit binding and floorplanning

Authors:
Yung-Ming Fang;D. F. Wong
Affiliations:
Department of Electrical and Computer Engineering, University of Texas at Austin, TX;Department of Computer Science, University of Texas at Austin, TX
Venue:
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Year:
1994

Citing 7
Cited 27

3D scheduling: high-level synthesis with floorplanning

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
A grid-based approach for connectivity binding with geometric costs

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Layout-driven module selection for register-transfer synthesis of sub-micron ASIC's

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
A new algorithm for floorplan design

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Flow Analysis of Computer Programs

Flow Analysis of Computer Programs
Computers and Intractability: A Guide to the Theory of NP-Completeness

Computers and Intractability: A Guide to the Theory of NP-Completeness

APPlaUSE: A&barbelow;rea and p&barbelow;erformance optimization in a u&barbelow;nified placement and s&barbelow;ynthesis e&barbelow;nvironment

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Recent developments in high-level synthesis

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Layout-driven RTL binding techniques for high-level synthesis using accurate estimators

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A flexible datapath allocation method for architectural synthesis

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Fast and accurate estimation of floorplans in logic/high-level synthesis

GLSVLSI '00 Proceedings of the 10th Great Lakes symposium on VLSI
Layout-driven high level synthesis for FPGA based architectures

Proceedings of the conference on Design, automation and test in Europe
Behavior-to-placed RTL synthesis with performance-driven placement

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Floorplanning of pipelined array modules using sequence pairs

Proceedings of the 2003 international symposium on Physical design
Architecture and synthesis for multi-cycle communication

Proceedings of the 2003 international symposium on Physical design
Interconnect-aware high-level synthesis for low power

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Layout-driven resource sharing in high-level synthesis

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
RTL Synthesis with Physical and Controller Information

EDTC '97 Proceedings of the 1997 European conference on Design and Test
Assignment-Space Exploration Approach to Concurrent Data-Path/Floorplan Synthesis

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Layout-driven RTL binding techniques for high-level synthesis

ISSS '96 Proceedings of the 9th international symposium on System synthesis
Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Binding, Allocation and Floorplanning in Low Power High-Level Synthesis

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Incremental exploration of the combined physical and behavioral design space

Proceedings of the 42nd annual Design Automation Conference
Effective techniques for the generalized low-power binding problem

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Design Space Exploration of RTL Datapaths Using Rent Parameter based Stochastic Wirelength Estimation

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Layout driven data communication optimization for high level synthesis

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Layout-driven architecture synthesis for high-speed digital filters

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Resource Sharing Combined with Layout Effects in High-Level Synthesis

Journal of VLSI Signal Processing Systems
FastYield: variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Power-driven simultaneous resource binding and floorplanning: a probabilistic approach

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Towards layout-friendly high-level synthesis

Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design
A metric for layout-friendly microarchitecture optimization in high-level synthesis

Proceedings of the 49th Annual Design Automation Conference
Fast and effective placement and routing directed high-level synthesis for FPGAs

Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays

Quantified Score

Hi-index	0.00

Visualization

Abstract

As device feature size decreases, interconnection delay becomes the dominating factor of system performance. Thus it is important that accurate physical information is used during high level synthesis. In this paper, we consider the problem of simultaneously performing functional-unit binding and floorplanning. Experimental results indicate that our approach to combine binding and floorplanning is superior to the traditional approach of separating the two tasks.