Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: experimental results

Authors:
Dragan Maksimović;Vojin G. Oklobdžija;Borivoje Nikolic;K. Wayne Current
Affiliations:
Department of Electrical and Computer Engineering, University of Colorado, Boulder, CO;Department of Electrical and Computer Engineering, University of California, Davis, CA;Department of Electrical and Computer Engineering, University of California, Davis, CA;Department of Electrical and Computer Engineering, University of California, Davis, CA
Venue:
ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
Year:
1997

Practical implementation of charge recovering asymptotically zero power CMOS

Proceedings of the 1993 symposium on Research on integrated systems
Low-power digital systems based on adiabatic-switching principles

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design

True single-phase energy-recovering logic for low-power, high-speed VLSI

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Single-phase source-coupled adiabatic logic

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Analysis of power-clocked CMOS with application to the design of energy-recovery circuits

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Energy Efficient Adiabatic Multiplier-Accumulator Design

Journal of VLSI Signal Processing Systems
Boost Logic: A High Speed Energy Recovery Circuit Family

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
A GHz-class charge recovery logic

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Energy recovery strategy for low power CMOS circuits design

ICECS'03 Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing

Hi-index	0.00