A Configurable Pixel Cache for Fast Image Generation

  • Authors:
  • Andy Goris;Bob Fredrickson;Harold L. Baeverstad, Jr.

  • Affiliations:
  • -;-;-

  • Venue:
  • IEEE Computer Graphics and Applications
  • Year:
  • 1987

Quantified Score

Hi-index 0.00

Visualization

Abstract

This article describes an approach to fast image generation that uses a high-speed serial scan converter, a somewhat slower frame buffer, and a pixel cache to match the bandwidth between the two. Cache hit rates are improved by configuring the cache to buffer either 4 脳 4 or 16 脳 1 tiles of frame memory, depending on the type of operation being performed. For line drawing, the implenmention discribed can process 300,000 30-pixel vectors per second. For shaded polygons, the system can fill 16,000 900-pixel polygons per second. In addition to buffering pixel intensity data, the pixel cache also buffer z (depth) values, improving the performance of the z-buffer hidden-surface algorithm. By utilizing z-value caching, the system can process 5800 900-pixel shaded polygons per second with hidden-surface removed.