Code generation for compiled bit-true simulation for DSP application

Authors:
L. De Coster;M. Adé;R. Lauwereins;J. Peperstaraete
Affiliations:
Katholieke Universiteit Leuven, Department ESAT, Kardinaal Mercierlaan 94, B-3001 Heverlee, Belgium;Katholieke Universiteit Leuven, Department ESAT, Kardinaal Mercierlaan 94, B-3001 Heverlee, Belgium;Katholieke Universiteit Leuven, Department ESAT, Kardinaal Mercierlaan 94, B-3001 Heverlee, Belgium;Katholieke Universiteit Leuven, Department ESAT, Kardinaal Mercierlaan 94, B-3001 Heverlee, Belgium
Venue:
Proceedings of the 11th international symposium on System synthesis
Year:
1998

Citing 3
Cited 5

Bit-alignment for retargetable code generators

ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
FRIDGE: a fixed-point design and simulation environment

Proceedings of the conference on Design, automation and test in Europe
Simulation-based word-length optimization method for fixed-pointdigital signal processing systems

IEEE Transactions on Signal Processing

Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
An Algorithm for Trading Off Quantization Error with Hardware Resources for MATLAB-Based FPGA Design

IEEE Transactions on Computers
Fixed-point configurable hardware components

EURASIP Journal on Embedded Systems
Floating-to-fixed-point conversion for digital signal processors

EURASIP Journal on Applied Signal Processing
Accuracy constraint determination in fixed-point system design

EURASIP Journal on Embedded Systems - Reconfigurable Computing and Hardware/Software Codesign

Quantified Score

Hi-index	0.02

Visualization

Abstract