Parallel Compensation of Scale Factor for the CORDIC Algorithm

Authors:
J. Villalba;Tomás Lang;E. L. Zapata
Affiliations:
Department of Computer Architecture, University of Málaga, Málaga, Spain;Department of Electrical and Computer Engineering, University of California at Irvine, USA;Department of Computer Architecture, University of Málaga, Málaga, Spain
Venue:
Journal of VLSI Signal Processing Systems
Year:
1998

Citing 8
Cited 5

On-the-fly conversion of redundant into conventional representations

IEEE Transactions on Computers
Computer arithmetic algorithms

Computer arithmetic algorithms
On-Line CORDIC Algorithms

IEEE Transactions on Computers
A new addition scheme and fast scaling factor compensation methods for CORDIC algorithms

Integration, the VLSI Journal
Constant-Factor Redundant CORDIC for Angle Calculation and Rotation

IEEE Transactions on Computers - Special issue on computer arithmetic
Cordic based parallel/pipelined architecture for the Hough transform

Journal of VLSI Signal Processing Systems
High Performance Rotation Architectures Based on the Radix-4 CORDIC Algorithm

IEEE Transactions on Computers
CORDIC Architectures with Parallel Compensation of the Scale Factor

ASAP '95 Proceedings of the IEEE International Conference on Application Specific Array Processors

CORDIC Processor for Variable-Precision Interval Arithmetic

Journal of VLSI Signal Processing Systems
50 years of CORDIC: algorithms, architectures, and applications

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Architectural design and FPGA implementation of radix-4 CORDIC processor

Microprocessors & Microsystems
Enhanced scaling-free CORDIC

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Area-time efficient scaling-free CORDIC using generalized micro-rotation selection

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The compensation of scale factor imposes significant computationoverhead on the CORDIC algorithm. In this paper we present twoalgorithms and the corresponding architectures (one for both rotationand vectoring modes and the other only for rotation mode) toperform the scaling factor compensation in parallel with theclassical CORDIC iterations. With these methods, the scale factorcompensation overhead is reduced to a couple of iterations forany word length. The architectures presented have beenoptimized for conventional and redundant arithmetic.