Development of an optimizing compiler for a Fujitsu fixed-point digital signal processor

Authors:
Sreeranga P. Rajan;Masahiro Fujita;Ashok Sudarsanam;Sharad Malik
Affiliations:
Fujitsu Laboratories of America, 595 Lawrence Expwy, Sunnyvale, CA;Fujitsu Laboratories of America, 595 Lawrence Expwy, Sunnyvale, CA;Department of Electrical Engineering, Princeton, NJ;Department of Electrical Engineering, Princeton, NJ
Venue:
CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Year:
1999

Engineering a simple, efficient code-generator generator

ACM Letters on Programming Languages and Systems (LOPLAS)
Improvements to graph coloring register allocation

ACM Transactions on Programming Languages and Systems (TOPLAS)
Storage assignment to decrease code size

ACM Transactions on Programming Languages and Systems (TOPLAS)
Local Microcode Compaction Techniques

ACM Computing Surveys (CSUR)
Instruction Set Design and Optimizations for Address Computation in DSP Architectures

ISSS '96 Proceedings of the 9th international symposium on System synthesis
Code optimization libraries for retargetable compilation for embedded digital signal processors

Code optimization libraries for retargetable compilation for embedded digital signal processors

Automatic formal verification of DSP software

Proceedings of the 37th Annual Design Automation Conference
Programming challenges in network processor deployment

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Embedded software verification using symbolic execution and uninterpreted functions

International Journal of Parallel Programming

Hi-index	0.00