Embedded software verification using symbolic execution and uninterpreted functions

Authors:
David Currie;Xiushan Feng;Masahiro Fujita;Alan J. Hu;Mark Kwan;Sreeranga Rajan
Affiliations:
Synopsys, Inc., Marlbaro, MA;Department of Computer Science, University of British Columbia, Vancouver, BC, Canada;University of Tokyo, Tokyo, Japan;Department of Computer Science, University of British Columbia, Vancouver, BC, Canada;Stanford University, Stanford, CA;Fujitsu Laboratories of America, Sunnyvale, CA
Venue:
International Journal of Parallel Programming
Year:
2006

Citing 28
Cited 7

Graph-Based Algorithms for Boolean Function Manipulation

IEEE Transactions on Computers
Software pipelining: an effective scheduling technique for VLIW machines

PLDI '88 Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation
A methodology for hardware verification based on logic simulation

Journal of the ACM (JACM)
On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication

IEEE Transactions on Computers
GRASP—a new search algorithm for satisfiability

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Development of an optimizing compiler for a Fujitsu fixed-point digital signal processor

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
A Computing Procedure for Quantification Theory

Journal of the ACM (JACM)
Fast Decision Procedures Based on Congruence Closure

Journal of the ACM (JACM)
Deciding Combinations of Theories

Journal of the ACM (JACM)
Automatic formal verification of DSP software

Proceedings of the 37th Annual Design Automation Conference
Translation validation for an optimizing compiler

PLDI '00 Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation
A machine program for theorem-proving

Communications of the ACM
Chaff: engineering an efficient SAT solver

Proceedings of the 38th annual Design Automation Conference
Automatic formal verification for scheduled VLIW code

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Model Checking Programs

Automated Software Engineering
A formal verification technique for embedded software

ICCD '96 Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors
Validity Checking for Combinations of Theories with Equality

FMCAD '96 Proceedings of the First International Conference on Formal Methods in Computer-Aided Design
Symbolic Checking of Signal-Transition Consistency for Verifying High-Level Designs

FMCAD '00 Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design
CVC: A Cooperating Validity Checker

CAV '02 Proceedings of the 14th International Conference on Computer Aided Verification
Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions

CAV '02 Proceedings of the 14th International Conference on Computer Aided Verification
Automatic verification of Pipelined Microprocessor Control

CAV '94 Proceedings of the 6th International Conference on Computer Aided Verification
Ground Temporal Logic: A Logic for Hardware Verification

CAV '94 Proceedings of the 6th International Conference on Computer Aided Verification
On Shostak's Decision Procedure for Combinations of Theories

CADE-13 Proceedings of the 13th International Conference on Automated Deduction: Automated Deduction
SATO: An Efficient Propositional Prover

CADE-14 Proceedings of the 14th International Conference on Automated Deduction
Symbolic Simulation Heuristics for High-Level Design Descriptions with Uninterpreted Functions

HLDVT '01 Proceedings of the Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01)
Symbolic Simulation Techniques - State-of-the-art and Applications

HLDVT '01 Proceedings of the Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01)
CMC: a pragmatic approach to model checking real code

OSDI '02 Proceedings of the 5th symposium on Operating systems design and implementationCopyright restrictions prevent ACM from being able to make the PDFs for this conference available for downloading
Automatic functional verification of memory oriented global source code transformations

HLDVT '03 Proceedings of the Eighth IEEE International Workshop on High-Level Design Validation and Test Workshop

Cutpoints for formal equivalence verification of embedded software

Proceedings of the 5th ACM international conference on Embedded software
Sketching stencils

Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation
Efficient symbolic simulation of low level software

Proceedings of the conference on Design, automation and test in Europe
Differential symbolic execution

Proceedings of the 16th ACM SIGSOFT International Symposium on Foundations of software engineering
Machine-code verification for multiple architectures: an application of decompilation into logic

Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design
Exploiting program dependencies for scalable multiple-path symbolic execution

Proceedings of the 19th international symposium on Software testing and analysis
Symbolic crosschecking of floating-point and SIMD code

Proceedings of the sixth conference on Computer systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Symbolic simulation and uninterpreted functions have long been staple techniques for formal hardware verification. In recent years, we have adapted these techniques for the automatic, formal verification of low-level embedded software--specifically, checking the equivalence of different versions of assembly language programs. Our approach, though limited in scalability, has proven particularly promising for the intricate code optimizations and complex architectures typical of high-performance embedded software, such as for DSPs and VLIW processors. Indeed, one of our key findings was how easy it was to create or retarget our verification tools to different, even very complex, machines. The resulting tools automatically verified or found previously unknown bugs in several small sequences of industrial and published example code. This paper provides an introduction to these techniques and a review of our results.