VERIFY: a program for proving correctness of digital hardware designs
Artificial Intelligence - Special volume on qualitative reasoning about physical systems
The design and analysis of VLSI circuits
The design and analysis of VLSI circuits
Automatic Verification of Sequential Circuits Using Temporal Logic
IEEE Transactions on Computers
Functional verification of MOS circuits
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Verifying a static RAM design by logic simulation
Proceedings of the fifth MIT conference on Advanced research in VLSI
Application of Ternary Algebra to the Study of Static Hazards
Journal of the ACM (JACM)
An axiomatic basis for computer programming
Communications of the ACM
Computer Logic, Testing and Verification
Computer Logic, Testing and Verification
A model for hardware description and verification
DAC '84 Proceedings of the 21st Design Automation Conference
Hardware verification.
Algebraic structure theory of sequential machines (Prentice-Hall international series in applied mathematics)
High performance BDD package by exploiting memory hierarchy
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Formal verification in hardware design: a survey
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Automatic formal verification of DSP software
Proceedings of the 37th Annual Design Automation Conference
Abstraction by Symbolic Indexing Transformations
FMCAD '02 Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design
Cutpoints for formal equivalence verification of embedded software
Proceedings of the 5th ACM international conference on Embedded software
Embedded software verification using symbolic execution and uninterpreted functions
International Journal of Parallel Programming
Proving Correctness of an Efficient Abstraction for Interrupt Handling
Electronic Notes in Theoretical Computer Science (ENTCS)
Simulation bounds for equivalence verification of polynomial datapaths using finite ring algebra
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A short survey of automated reasoning
AB'07 Proceedings of the 2nd international conference on Algebraic biology
Delayed nondeterminism in model checking embedded systems assembly code
HVC'07 Proceedings of the 3rd international Haifa verification conference on Hardware and software: verification and testing
BDD-Based hardware verification
SFM'06 Proceedings of the 6th international conference on Formal Methods for the Design of Computer, Communication, and Software Systems
| Hi-index | 0.01 |
A logic simulator can prove the correctness of a digital circuit if it can be shown that only circuits fulfilling the system specification will produce a particular response to a sequence of simulation commands.This style of verification has advantages over the other proof methods in being readily automated and requiring less attention on the part of the user to the low-level details of the design. It has advantages over other approaches to simulation in providing more reliable results, often at a comparable cost.This paper presents the theoretical foundations of several related approaches to circuit verification based on logic simulation. These approaches exploit the three-valued modeling capability found in most logic simulators, where the third-value X indicates a signal with unknown digital value. Although the circuit verification problem is NP-hard as measured in the size of the circuit description, several techniques can reduce the simulation complexity to a manageable level for many practical circuits.