Reliable High-Speed Arbitration and Synchronization

  • Authors:
  • D. M. Chapiro

  • Affiliations:
  • -

  • Venue:
  • IEEE Transactions on Computers
  • Year:
  • 1987

Quantified Score

Hi-index 15.00

Visualization

Abstract

Numerous papers have discussed the behavior of flip-flops in synchrronization and arbitration circuits. Here, a nonconventional machine, which avoids completely synchronization failures by using metastability detectors in conjunction with a stretchable clock, is evaluated. The core of the paper focuses on the quantitative evaluation of the performance and reliability of this unconventional kind of machine. Only synchronization and arbitration failures are considered here, so when these machines are compared to conventional ones, all other factors affecting reliability and performance (e.g., technology, fabrication, etc.) are kept invariant. The MTBF's and a new normalized throughput measure show they can run substantially faster and more reliably than functionally equivalent, conventional machines with fixed clocks. Integrrated circuit implementations have been built and successfully tested.