Identification of critical paths in circuits with level-sensitive latches

Authors:
Timothy M. Burks;Karem A. Sakallah;Trevor N. Mudge
Affiliations:
The University of Michigan;The University of Michigan;The University of Michigan
Venue:
ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Year:
1992

Computing optimal clock schedules

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Verifying clock schedules

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design

Optimization of critical paths in circuits with level-sensitive latches

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
An algorithm for incremental timing analysis

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Static statistical timing analysis for latch-based pipeline designs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design

Hi-index	0.00