Generation of a Precise Binary Logarithm with Difference Grouping Programmable Logic Array

Authors:
Hao-Yung Lo;Yoshinao Aoki
Affiliations:
National Tsing Hua Univ., Taiwan, Republic of China;Hokkaido Univ., Sapporo, Japan
Venue:
IEEE Transactions on Computers
Year:
1985

Citing 0
Cited 8

An Interpolating Memory Unit for Function Evaluation: Analysis and Design

IEEE Transactions on Computers
An Architecture for Addition and Subtraction of Long Word Length Numbers in the Logarithmic Number System

IEEE Transactions on Computers
An Algorithm for the Computation of Binary Logarithms

IEEE Transactions on Computers
A Hybrid Number System Processor with Geometric and Complex Arithmetic Capabilities

IEEE Transactions on Computers
Implementation of Four Common Functions on an LNS Co-Processor

IEEE Transactions on Computers
A Fast, Efficient Parallel-Acting Method of Generating Functions Defined by Power Series, Including Logarithm, Exponential, and Sine, Cosine

IEEE Transactions on Parallel and Distributed Systems
A 20 Bit Logarithmic Number System Processor

IEEE Transactions on Computers
Interleaved Memory Function Interpolators with Application to an Accurate LNS Arithmetic Unit

IEEE Transactions on Computers

Quantified Score

Hi-index	15.00

Visualization

Abstract

The design algorithm of a differential group programmable logic array (DGPLA) to generate the precise binary logarithm function is suggested. It can reach an optimal condition such that the number of bits in a PLA is minimized, while the error is still kept as small as possible. Thus, the space in the PLA is saved, estimated at only 15.94 percent of the space for a readonly memory (ROM) counterpart.