Retiming for DSM with area-delay trade-offs and delay constraints

Authors:
Abdallah Tabbara;Robert K. Brayton;A. Richard Newton
Affiliations:
Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA;Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA;Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA
Venue:
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Year:
1999

A faster strongly polynomial minimum cost flow algorithm

Operations Research
Efficient implementation of retiming

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
A fresh look at retiming via clock skew optimization

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
An improved algorithm for minimum-area retiming

DAC '97 Proceedings of the 34th annual Design Automation Conference
Planning for performance

DAC '98 Proceedings of the 35th annual Design Automation Conference
Sequential circuit synthesis at the gate level

Sequential circuit synthesis at the gate level

Layout aware retiming

GLSVLSI '01 Proceedings of the 11th Great Lakes symposium on VLSI
Retiming with Interconnect and Gate Delay

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect

Hi-index	0.00