A fresh look at retiming via clock skew optimization

Authors:
Rahul B. Deokar;Sachin S. Sapatnekar
Affiliations:
Department of Electrical and Computer Engineering, 201 Coover Hall, Iowa State University, Ames, IA;Department of Electrical and Computer Engineering, 201 Coover Hall, Iowa State University, Ames, IA
Venue:
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Year:
1995

Introduction to algorithms

Introduction to algorithms
Clock Skew Optimization

IEEE Transactions on Computers
Efficient implementation of retiming

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Minimum padding to satisfy short path constraints

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Graph Algorithms

Graph Algorithms

An improved algorithm for minimum-area retiming

DAC '97 Proceedings of the 34th annual Design Automation Conference
Retiming for DSM with area-delay trade-offs and delay constraints

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Optimal design of synchronous circuits using software pipelining techniques

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Variables bounding based retiming algorithm

Journal of Computer Science and Technology
Retiming with Interconnect and Gate Delay

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Scheduling and optimal register placement for synchronous circuits derived using software pipelining techniques

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Optimal wire retiming without binary search

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Retiming: Theory and practice

Integration, the VLSI Journal
Wire retiming as fixpoint computation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Hi-index	0.00