PLAYER: a PLA design system for VLSI's

Authors:
Yoshiyuki Koseki;Teruhiko Yamada
Affiliations:
NEC Corporation, 4-1-1 Miyazaki, Miyamae-ku, Katwasaki, 213 Japan;NEC Corporation, 4-1-1 Miyazaki, Miyamae-ku, Katwasaki, 213 Japan
Venue:
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Year:
1985

Citing 5
Cited 0

Introduction to VLSI Systems

Introduction to VLSI Systems
PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of Programmable Logic Arrays

DAC '83 Proceedings of the 20th Design Automation Conference
A VLSI FSM design system

DAC '84 Proceedings of the 21st Design Automation Conference
A State-Machine Synthesizer—SMS

DAC '81 Proceedings of the 18th Design Automation Conference
Automatic PLA synthesis from a DDL-P description

DAC '81 Proceedings of the 18th Design Automation Conference

Quantified Score

Hi-index	0.01

Visualization

Abstract

A PLA design system called PLAYER has been developed for next generation VLSI products. It supports the top-down design of PLAs from a functional description to a mask level layout with easy-testable features for built-in test. Highly effective optimization and verification tools are provided to realize correct and area-efficient designs.