PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of Programmable Logic Arrays

Authors:
Giovanni De Micheli;Alberto Sangiovanni-Vincentelli
Affiliations:
Department of EECS, University of California at Berkeley, Berkeley, CA;Department of EECS, University of California at Berkeley, Berkeley, CA
Venue:
DAC '83 Proceedings of the 20th Design Automation Conference
Year:
1983

Introduction to VLSI Systems

Introduction to VLSI Systems
The Design and Analysis of Computer Algorithms

The Design and Analysis of Computer Algorithms
A computer-aided-design system for segmented-folded PLA macro-cells

DAC '81 Proceedings of the 18th Design Automation Conference
Optimization of the PLA area

DAC '81 Proceedings of the 18th Design Automation Conference
Techniques for programmable logic array folding

DAC '82 Proceedings of the 19th Design Automation Conference
PAOLA: A tool for topological optimization of large PLAS

DAC '82 Proceedings of the 19th Design Automation Conference

Array optimization for VLSI synthesis

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Design of repairable and fully diagnosable folded PLAs for yield enhancement

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
PLATYPUS: a PLA test pattern generation tool

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
PLAYER: a PLA design system for VLSI's

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Cell compilation with constraints

DAC '84 Proceedings of the 21st Design Automation Conference
A VLSI FSM design system

DAC '84 Proceedings of the 21st Design Automation Conference

Hi-index	0.00