An architectural strategy for asynchronous processing
Proc. of the IFIP WG 10.3 workshop on Concurrent languages in distributed systems: hardware supported implementation
The ADAM advanced design automation system: overview, planner and natural language interface
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Petri Net Theory and the Modeling of Systems
Petri Net Theory and the Modeling of Systems
Use of Petri Nets for Performance Evaluation
Proceedings of the Third International Symposium on Measuring, Modelling and Evaluating Computer Systems
The mimola design system: Tools for the design of digital processors
DAC '84 Proceedings of the 21st Design Automation Conference
Bottom up synthesis based on fuzzy schedules
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Combined control flow dominated and data flow dominated high-level synthesis
DAC '96 Proceedings of the 33rd annual Design Automation Conference
A graphical hardware design language
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Tutorial on high-level synthesis
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages
The Journal of Supercomputing
Scheduling and optimal voltage selection with multiple supply voltages under resource constraints
Integration, the VLSI Journal
Hi-index | 0.00 |
CAMAD is a high level design tool which helps designers to model, analyze, and design VLSI systems. This design aid system is based on a unified design representation model derived from timed Petri nets and consisting of separate but related models of control and data parts. The present paper describes the automatic synthesis package of the CAMAD system which takes a high level behavioral description as its input and synthesizes it into an implementation structure. This implementation structure may then be partitioned into several quasi-independent modules with well-defined interfaces, which allows potentially asynchronous operation of the designed systems as well as physical distribution of the modules.