Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform

Authors:
Chaitali Chakrabarti;Clint Mumford
Affiliations:
Arizona State Univ., Tempe;Hewlett-Packard Company, Fort Collins, CO
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
1999

Citing 0
Cited 10

-D Wavelet Transform Enhancement on General-Purpose Microprocessors: Memory Hierarchy and SIMD Parallelism Exploitation

HiPC '02 Proceedings of the 9th International Conference on High Performance Computing
Analysis of RNS-FPL Synergy for High Throughput DSP Applications: Discrete Wavelet Transform

FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
High-Level Cache Modeling for 2-D Discrete Wavelet Transform Implementations

Journal of VLSI Signal Processing Systems
Efficient cache-based spatial combinative lifting algorithm for wavelet transform

Signal Processing - Special section: New trends and findings in antenna array processing for radar
Single-rate calculation of overcomplete discrete wavelet transforms for scalable coding applications

Signal Processing
Handling finite length signals borders in two-channel multirate filter banks for perfect reconstruction

Signal Processing
A Novel FPGA Architecture of a 2-D Wavelet Transform

Journal of VLSI Signal Processing Systems
Wavelet transform for large scale image processing on modern microprocessors

VECPAR'02 Proceedings of the 5th international conference on High performance computing for computational science
Optimized hardware implementation for tile-based convolutional 2-D discrete wavelet transform

ICS'06 Proceedings of the 10th WSEAS international conference on Systems
Efficient VLSI architectures for convolution and lifting based 2-d discrete wavelet transform

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present architectures and scheduling algorithms for encoders and decoders that are based on the two-dimensional discrete wavelet transform. We consider the design of encoders and decoders individually, as well as in an integrated encoder-decoder system. We propose architectures ranging from a single-instruction multiple-data processor arrays to folded architectures that are suitable for single-chip implementations. The scheduling algorithms for the folded architectures range from those that try to minimize the latency to those that try to minimize the storage and keep the data flow regular. We include a comparison of the performance of these algorithms to aid the designer in choosing one that is best suited for a specific application.