Design and analysis of fault-tolerant multistage interconnection networks with low link complexity

Authors:
V. P. Kumar;S. M. Reddy
Affiliations:
Department of Electrical and Computer Engineering, University of Iowa, Iowa City, Iowa;Department of Electrical and Computer Engineering, University of Iowa, Iowa City, Iowa
Venue:
ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
Year:
1985

A fault-tolerant scheme for multistage interconnection networks

ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
Probability and Statistics with Reliability, Queuing and Computer Science Applications

Probability and Statistics with Reliability, Queuing and Computer Science Applications
Performance and fault tolerance improvements in the Inverse Augmented Data Manipulator network

ISCA '82 Proceedings of the 9th annual symposium on Computer Architecture
The Gamma network: A multiprocessor interconnection network with redundant paths

ISCA '82 Proceedings of the 9th annual symposium on Computer Architecture
Dynamic rerouting tag schemes for the augmented data manipulator network

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
Banyan networks for partitioning multiprocessor systems

ISCA '73 Proceedings of the 1st annual symposium on Computer architecture
Fault tolerance and performance improvement in multiprocessor interconnection networks (shuffle-exchange, redundant-path array processors)

Fault tolerance and performance improvement in multiprocessor interconnection networks (shuffle-exchange, redundant-path array processors)

Hi-index	0.01