Integer and combinatorial optimization
Integer and combinatorial optimization
Computer Arithmetic: Principles, Architecture and Design
Computer Arithmetic: Principles, Architecture and Design
Statistical methods for the estimation of quantization effects inFIR-based multirate systems
IEEE Transactions on Signal Processing
Design of efficient M-band coders with linear-phase andperfect-reconstruction properties
IEEE Transactions on Signal Processing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Multiplier-less Realization of a Poly-phase Filter Using LUT-based FPGAs
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Highly efficient, limited range multipliers for LUT-based FPGA architectures
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multiplierless implementation of 2-D FIR filters
Integration, the VLSI Journal
Multiplierless implementation of 2-D FIR filters
Integration, the VLSI Journal
Optimization Algorithms for the Multiplierless Realization of Linear Transforms
ACM Transactions on Design Automation of Electronic Systems (TODAES)
| Hi-index | 0.00 |
Recently, most DSP systems have used multirate signal processing techniques or transforms for reducing computational complexity without compromising the system quality. In these techniques, realizing each constant separately is a redundant process as some constants appear more than once, and increases area and power consumption of the system. This paper introduces the concept of handling all coefficients in the system at the same time. To do this, the two-term expressions of constants in a system for adder and shifter minimization is presented.