Low-power digital filtering using multiple voltage distribution and adaptive voltage scaling (poster session)

Authors:
Sandeep Dhar;Dragan Maksimović
Affiliations:
Department of Electrical and Computer Engineering, University of Colorado, Boulder, CO;Department of Electrical and Computer Engineering, University of Colorado, Boulder, CO
Venue:
ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Year:
2000

Citing 2
Cited 6

Clustered voltage scaling technique for low-power design

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Energy minimization using multiple supply voltages

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design

Closed-loop adaptive voltage scaling controller for standard-cell ASICs

Proceedings of the 2002 international symposium on Low power electronics and design
Approaching the Maximum Energy Saving on Embedded Systems with Multiple Voltages

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
A generalized technique for energy-efficient operating voltage set-up in dynamic voltage scaled processors

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Voltage setup problem for embedded systems with multiple voltages

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A fast-transient over-sampled delta-sigma adaptive DC-DC converter for power-efficient noise-sensitive devices

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
On improving the algorithmic robustness of a low-power FIR filter

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes an adaptive power management architecture to reduce power consumption in digital filters. The proposed approach combines two low-power techniques which utilize supply voltage reduction. The first technique, multiple voltage distribution (MVD), attempts to reduce power consumption by assigning reduced supply voltages to circuit modules while satisfying timing constraints. The second technique, adaptive voltage scaling (AVS), dynamically adjusts these multiple voltages to meet throughput requirements resulting in further power reduction. An FIR filter application using the combined MVD-AVS power management scheme for two adaptively scaled supply voltages is shown to consume one-third the power of a fixed supply voltage scheme, and half the power consumed with a single supply AVS.